

What is claimed is:

1. A semiconductor memory device comprising:
a plurality of memory banks each including a memory cell
array and a control circuit for the memory cell array; and
5 an interface circuit shared by the plural memory banks;
the semiconductor memory device being adapted for
performing reading of data from the plural memory banks and
rewriting of data to the plural memory banks,
wherein in an operation mode for performing the reading,
10 the following processing is performed:
processing A1 in which the interface circuit outputs an
active read enable signal to the plural memory banks;
processing A2 in which the interface circuit outputs
address information specifying a memory cell as a reading target
15 to the plural memory banks;
processing A3 in which each of the plural memory banks
reads out data of the memory cell specified by the inputted
address information and outputs the read-out data as an output
data group to the interface circuit; and
20 processing A4 in which the interface circuit selectively
outputs one of plural output data groups outputted from the
plural memory banks, to outside, and
in an operation mode for performing the rewriting, the
following processing is performed:
25 processing B1 in which the interface circuit outputs

address information specifying a memory cell as a rewriting target to the plural memory banks;

processing B2 in which the interface circuit outputs an input data group from outside to the plural memory banks;

5 processing B3 in which the interface circuit selectively outputs an active write enable signal to one of the plural memory banks; and

processing B4 in which a memory bank to which an active write enable signal is inputted, of the plural memory banks,
10 rewrites data of the memory cell specified by the address information to data of the input data group.

2. The semiconductor memory device as claimed in claim 1, wherein the memory bank to which an active write enable signal is inputted, of the plural memory banks, outputs a busy signal
15 indicating that it is performing the processing B4.

3. The semiconductor memory device as claimed in claim 2, wherein the interface circuit does not activate the write enable signal during a period when a busy signal is received from at least one of the plural memory banks.

20 4. The semiconductor memory device as claimed in claim 2, wherein even during a period when a busy signal is received from at least one of the plural memory banks, the interface circuit outputs an active write enable signal to a memory bank that is not outputting a busy signal.

25 5. The semiconductor memory device as claimed in claim 1,

wherein in a test mode for the plural memory banks, the following processing is performed:

processing C1 in which the interface circuit outputs address information specifying a memory cell as a rewriting target to the plural memory banks;

processing C2 in which the interface circuit outputs an input data group from outside to the plural memory banks;

processing C3 in which the interface circuit outputs an active write enable signal to the plural memory banks; and

processing C4 in which the plural memory banks rewrite data of the memory cell specified by the address information to data of the input data group.

6. The semiconductor memory device as claimed in claim 2, wherein in a test mode for the plural memory banks, the following processing is performed:

processing D1 in which the interface circuit outputs address information specifying a memory cell as a rewriting target to the plural memory banks;

processing D2 in which the interface circuit outputs an input data group from outside to the plural memory banks; and

processing D3 in which the interface circuit outputs an active write enable signal to one of the plural memory banks; and

wherein the memory bank to which an active write enable signal is inputted, of the plural memory banks, rewrites data

of the memory cell specified by the address information to data of the input data group, and

even during a period when a busy signal is received from at least one of the plural memory banks, the interface circuit
5 outputs an active write enable signal to a memory bank that is not outputting a busy signal.

7. The semiconductor memory device as claimed in claim 1, wherein the interface circuit comprises:

an interface core block for outputting a bank address
10 for selecting one of the plural memory banks;

a selector element for selecting and outputting one of plural output data groups outputted from the plural memory banks on the basis of the bank address in the operation mode for performing the reading; and

15 a write enable signal control circuit for selecting one of the plural memory banks on the basis of the bank address and outputting an active write enable signal to the selected bank memory in the operation mode for performing the rewriting;

the processing A1, A2, B1 and B2 being performed by the
20 interface core block;

the processing A3 being performed by the selector element;

the processing B3 being performed by the write enable signal control circuit.

8. The semiconductor memory device as claimed in claim 5,
25 wherein the interface circuit comprises:

an interface core block for outputting a bank address for selecting one of the plural memory banks;

a selector element for selecting and outputting one of plural output data groups outputted from the plural memory banks
5 on the basis of the bank address in the operation mode for performing the reading; and

a write enable signal control circuit for selecting one of the plural memory banks on the basis of the bank address and outputting an active write enable signal to the selected
10 bank memory in the operation mode for performing the rewriting;

the processing A1, A2, B1, B2, C1 and C2 being performed by the interface core block;

the processing A3 being performed by the selector element;

the processing B3 and C3 being performed by the write
15 enable signal control circuit.

9. The semiconductor memory device as claimed in claim 6, wherein the interface circuit comprises:

an interface core block for outputting a bank address for selecting one of the plural memory banks;

a selector element for selecting and outputting one of plural output data groups outputted from the plural memory banks
20 on the basis of the bank address in the operation mode for performing the reading; and

a write enable signal control circuit for selecting one
25 of the plural memory banks on the basis of the bank address

and outputting an active write enable signal to the selected bank memory in the operation mode for performing the rewriting;

the processing A1, A2, B1, B2, D1 and D2 being performed by the interface core block;

5 the processing A3 being performed by the selector element;

the processing B3 and D3 being performed by the write enable signal control circuit.